Form 1449 (Modified)

Information Disclosure
Statement By Applicant

(Use Several Sheets if Necessary)

Atty Docket No.

FULCP004X1
10/620,330
Applicant:
Eaton et al.

Filing Date
July 14, 2003

Not yet assigned

U.S. Patent Documents

U.S. I atent Documents							
Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub- class	Filing Date
MR	A	6,038,656	03.14.00	Martin et al.	712		
HR	В	5,752,070	05.12.98	Martin et al.	112	<i>3</i> 3'	
HR	С	6,044,061	03.28.00	Aybay et al.	370	230	
HR	D	5,832,303	11.03.98	Murase et al.	710	36	

Other Documents

Other Documents								
Examiner								
Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication						
42	Е	Andrew Matthew Lines, Pipelined Asynchronous Circuits, June 1995, revised						
		1998, pp. 1-37.						
	F	Alain J. Martin, Compiling Communicating Processes into Delay-Insensitive VLSI						
HR	ł	Circuits, December 31, 1985, Department of Computer Science California Institute of						
	<u> </u>	Technology, Pasadena, California, pp. 1-16.						
	G	Alain J. Martin, Erratum: Synthesis of Asynchronous VLSI Circuits, March 22, 2000,						
HR		Department of Computer Science California Institute of Technology, Pasadena,						
	<u> </u>	California, pp. 1-143.						
	H	U.V. Cummings, et al. An Asynchronous Pipelined Lattice Structure Filter,						
HR	1	Department of Computer Science California Institute of Technology, Pasadena,						
7 6,0	<u> </u>	California, pp. 1-8.						
	I	Alain J. Martin, et al. The Design of an Asynchronous MIPS R3000 Microprocessor,						
MR		Department of Computer Science California Institute of Technology, Pasadena,						
l		California, pp. 1-18.						
HR	J	C.L. Seitz, System Timing, chapter 7, pp. 218-262.						
He	K	F.U. Rosemberger et al., <u>Internally Clocked Delay-Insensitive Modules</u> , IEEE Trans.,						
	L	Computers, vol. 37, no. 9, pp. 1005-1018, September 1998.						
HR	L	U.S. Application 09/501,638, filed on February 10, 2000, entitled, <u>Reshuffled</u> <u>Communications Processes in Pipelined Asynchronous Circuits</u> .						
	ļ							
HE	M	Lee et al., Crossbar-Based Gigabit Packet Switch with an Input-Polling Shared Bus						
		Arbitration Mechanism, September 21, 1997, XVI World Telecom Congress						
		Proceedings, Interactive Session 3 – Systems Technology & Engineering, pp. 435-441.						
	L							
	N	Ghosh et al., Distributed Control Schemes for Fast Arbitration in Large Crossbar						
H2	1	Networks, March 1994, IEEE Transactions on Very Large Scale Integration (VLSI)						
	L,	Systems, Vol. 2, No. 1, pp. 55-67.						
Examiner halo dolo a half Date Considered 02/19/04								
NUMER RUSTESTER DE 1904								

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.